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Abstract—We experimentally show the performance
of a Virtual Infinite Capacitor (VIC) in suppressing the
voltage ripple. VIC mainly uses a bi-directional DC-DC
converter with only two small capacitors inside to mimic
the filtering process of a large capacitor by applying
suitable control algorithms. It was firstly proposed in [1],
[2] and then improved in [3] in both control algorithms
and circuit designs. Based on VIC’s control algorithm in
[3], we injected the DC voltage together with a 50Hz,
85V (peak-to-peak) sinusoidal ripple to the VIC, and
we achieved outstanding filtering performance in both
the simulation and experiment. The 85V voltage ripple
is eliminated and the DC voltage is extracted with no
visible 50Hz ripples.
I. INTRODUCTION
Large filtering capacitors are commonly used in
industries, such as maintaining the internal voltages of
submodules in a modular multilevel converter (MMC)
at constant level, connection between two back-to-back
voltage source converter (VSC) from the PV solar
arrays to the grid, etc. They are also installed in some
consumer electronic devices e.g. flat screen TVs. Even
the common applications such as smoothing the output
voltage of a power factor compensator (PFC) requires
a bulky capacitor at its output terminal.
The concept of VIC was firstly proposed in [1]
[2], aiming to use a bidirectional converter, which is
defined as a canonical switching cell in [4], to smooth
the low frequency ripples. Very similar circuits have
been used for power filtering (without introducing the
VIC concept) in [5], [6], [7] and a less similar but still
related circuit appears in [8]. Also, different alternative
circuits to smooth the voltage have been proposed, see
(in chronological order) [9], [5], [6], [10], [11], [12],
[7], [1], [2], [8] and the references therein. But VIC
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can eliminate random voltage ripples, making no priori
assumptions about the internal models.
We modified VIC in both control algorithm and
circuit design in [3], and achieved better filtering
performance, lower switching frequency, and lower
power loss, which laid the foundation for the hardware
implementations of VIC. This modified VIC has been
tested by simulations in the applications of PFC [3] and
MMC [13]. The modified circuit is shown in Fig. 1,
where q, q˜ are binary signals to control two MOSFETs.
Fig. 1. The modified realization of the VIC.
In this paper, the experiment is conducted to verify
the performance of VIC in large ripple suppression
based on the design and control algorithm in [3]. An
auto-transformer, which is to generate the sinusoidal
ripples, is connected in series with a DC voltage
supply, and directly injected to the VIC, aiming to
control the voltage to its reference without ripples. The
ripple suppression performance in experiment will be
compared to that in simulation.
VIC is a nonlinear capacitor, with the Q-V character-
istics as shown in Fig. 2. There are three stages, which
are power up, VIC normal operation (flat region), and
overcharging stage which needs to be avoided by some
protection methods. The VIC controller is to ensure the
VIC behave as Fig.2, among which only the normal
operation stage is what we are actually interested
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in. An additional control mechanism called ’charge
control’ is required to maintain the VIC staying in this
stage [1] [2] [13] [3]. However, in this paper, we only
aim to demonstrate the performance of VIC controller
and thus ignored this charge control for simplicity.
Thence, we are able to see the clear transition between
two neighboring stages periodically. And, totally four
situations are presented in the experiment, that is,
the power up process, power up & normal operation
process, normal operation process, normal operation
& protection process. Amongst these situations, the
normal operation process can only last for a few
seconds owing to the lack of ’charge control’, but
it is enough for us to check VIC’s voltage filtering
performance. This is a very straightforward way to
verify the filtering ability of the VIC without any
interference.
Fig. 2. Q− V characteristics of a VIC.
II. CONTROL OF VIC
The control of VIC is implemented by PWM con-
trol with constant switching frequency 50kHz, and is
divided into three parts according to the Q-V charater-
istics. Please refer to [3] for more details of the control
scheme and duty cycle deduction. It is summarized
in Fig. 3, and the q∗, q˜∗ are the duty cycle of two
switches. Different from [3], in our experiment, the
transitions between three processes are realized by
the state machine. At the moment of transition, both
switches in VIC are turned OFF for one period as the
short-circuit protection. The expression of q∗ and q˜∗
are shown as follows: power up process,{
q∗ = Vs,minVref ,
q˜∗ = 1− q∗.
normal operation process,q∗ =
√
2Li∗p
(V−Vs)T
q˜∗ = 0
if VIC in buck operation ,
q
∗ = 0
q˜∗ =
√
2L(V−Vs)|i∗p|
V 2s T
if VIC in boost operation .
protection, {
q∗ = 0,
q˜∗ = 0.
III. SIMULATION AND EXPERIMENT SETUP
Fig. 4 shows the circuit connection in the exper-
iment. The VIC will remove the sinusoidal voltage
provided by auto-transformer. Note that it can suppress
random fluctuations, whereas, the periodical fluctua-
tions is applied here for easy realization in hardware
experiment. The diode D in Fig.4 prevents the current
flowing back to DC voltage source for protection pur-
pose. The resistor Rp serves as short circuit protection
in case of wrong switch operation.
Fig. 3. Overview of the control logic with the state machine.
Fig. 4. Circuit of VIC experiment to suppress the periodical voltage.
By changing the DC voltage, the VIC may operate
in different situations. When VDC is small, the VIC
will stay in power up process. Then, as the voltage
VDC increase to certain level, the VIC will operate in
power up process and normal operation process, and
switch to each other periodically. If we keep increasing
the VDC , the VIC will start to operate between normal
operation process and protection process.
In simulations, when VDC is approximately 214.7V,
it will start from the power up process and stay in
normal operation process for a few seconds, gradually
rising to the protection process. Then it will operate in
both normal operation stage and protection stage. This
’boundary’ voltage is 214.3V in experiment.
TABLE I
EXPERIMENT PARAMETERS AND ELECTRONIC DEVICE SET UP.
Para. Setting Device Setting
Vin VDC + 42.5 sin (ωgt) C 10 µF
ωg 100pi rad/s Cs 40 µF
Vref 200 V RLoad 1000Ω
Vs,min 60 V L 120 µH
V ′s,min 40V Rp 100Ω
Vs,max 180 V Cp1Cp2 158 pF
Vsref 93.4 V Rsn 500Ω
Csn 1 nF
The experiment parameters and electronic compo-
nents set up are shown in Table.I. The control algo-
rithm is embedded into an off-the-shelf control card
TMDSDOCKH52C1. A 12× 16cm four-layer PCB is
designed to implement VIC (see Fig. 5). Electrolytic
capacitors are chosen for the capacitor C and Cs, with
the voltage rating of 500V . The experiment is set up
according to the circuit in Fig. 4.
Fig. 5. Photo of VIC and its connections.
The voltage V , Vs and current i, is are sensed
with low pass filter in the experiment. See Fig. 6 for
the schematic diagram of the sensing circuits. The
’floating ground’ is used for current sensor (denoted
as F GND in Fig. 6). The votlage drop between
Vsense, V
′
sense and F GND are negligible, since the
resistor R1 is very small. Two 1st-order RC filters are
applied to extract the clear average current signals.
By chosing the suitable resistors and capacitors, the
corner frequency of these two low pass filters are set
to be around 5kHz and 1kHz respectively (see Table.
II). One 1st-order RC filter is used to get rid of the
high frequency noise in voltage signals. The corner
frequency of this low pass filter is set to be around
5kHz (see Table III).
Fig. 6. Schematic diagram of the sensing circuit to obtain V, Vs, i, is
signals for control card.
The current can flow in both directions in our
experiment. We applied a floating 2.5V as the reference
(denoted as F 2.5V in Fig.6). The current flowing in
two directions will be shown as larger or smaller than
2.5V at sensor output. C3 is a small capacitor to filter
out the high frequency noise. The diode D1 is the zener
diode with nominal zener voltage of 5V to protect the
op-amp. Equation (1) and (2) are the transfer functions
of current sensor and voltage sensor.
Vi =i · 2R1 · −R4
R2 +R3
R2+R3
2R2R3C1
s+ R2+R32R2R3C1
1
R4C2
s+ 1R4C2
+ 2.5V
(1)
TABLE II
RESISTOR AND CAPACITORS TO SENSE i AND is
Resistors in the Capacitors in the
sensing circuit of sensing circuit of
i is i is
R1 0.05Ω 0.05Ω C1 15nF 12nF
R2 2kΩ 3kΩ C2 3.9nF 3.9nF
R3 2kΩ 3kΩ C3 0.1µF 0.1µF
R4 40.2kΩ 40.2kΩ
TABLE III
RESISTORS AND CAPACITORS TO SENSE V AND Vs
Resistors in the V Capacitors in the V
& Vs sensor circuits & Vs sensor circuits
R5 510kΩ C3 0.1µF
R6 3.3kΩ C4 10nF
R7 8.2kΩ
R8 10kΩ
Vv = Vin · R6
R5
· R7 +R8
R8
·
1
R6C4
s+ 1R6C4
. (2)
IV. SIMULATION AND EXPERIMENT RESULTS
In this section, by changing VDC , we show the per-
formance of VIC operating in four different situations,
see Fig. 7 and Fig. 8 for the simulation and experiment
results respectively. The simulations are run under the
same settings as that in experiments.
During the VIC’s normal operation region (see Fig.
7(c) and Fig. 8(c)), the 85V voltage ripple is con-
fined into a DC voltage by VIC with high frequency
ripple of 1.5V in simulation, while it is around 7V
in the experiment. The difference may due to some
real scenarios which cannot be fully considered in
simulation, such as the EMI, the device tolerance, etc.
During the protection stage (see Fig. 7(d) and Fig.
8(d)), the voltage Vs becomes flat, which means that
the capacitor Cs is no longer connecting to the circuit.
It effectively protects the Cs from being overcharged.
It is clear that the VIC performance meets our
expectations. No visible low frequency ripples appear
in either simulation or experiment. The experiment
results are highly consistent with simulations.
V. CONCLUSION
In this paper, we experimentally verified the ripple
suppression performance of the modified VIC in [3]
in a simple and straightforward way. The VIC is con-
trolled to completely remove the 50Hz, 85Vpeak−peak
ripples voltage and successfully obtain the DC voltage
at its output terminal. Our experiment results showed
that the VIC performed very well, which were highly
consistent with the simulation results. The experiment
performance of VIC demonstrated the possibility to
substitute the large filter capacitors with VIC in the
industrial applications.
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